// (c) Copyright 2009  2009 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.

//--------------------------------------------------------------------------------
//-- Filename: xbmd.h
//--
//-- Description: Main header file for kernel driver
//--              
//-- XBMD is an example Red Hat device driver which exercises XBMD design
//-- Device driver has been tested on Red Hat Fedora FC9 2.6.15.
//--------------------------------------------------------------------------------
// Define Result values
#define SUCCESS                    0
#define CRIT_ERR                  -1

// Debug - define will output more info
#define Verbose 1

// Max DMA Buffer Size
#define BUF_SIZE                  (4*1024 * 1024)

#define XBMD_CTL_TYPE 	'O'
#define INITCARD              _IOW(XBMD_CTL_TYPE,0x10, unsigned int)  // Initailizes XBMD board
#define INITRST               _IOW(XBMD_CTL_TYPE,0x11, unsigned int)  //  Resets XBMD board
#define WRDDMACR              _IOW(XBMD_CTL_TYPE,0x12, unsigned int)  // Write: DMA Control Status Register， bit0=1 时表示板卡DMA写操作，bit0=0 时表示板卡DMA读操作
#define WRDDMAST              _IOW(XBMD_CTL_TYPE,0x13, unsigned int)  // Write: DMA Control Enable Register， bit0=1 时命令锁存
#define WRWDMATLPS            _IOW(XBMD_CTL_TYPE,0x14, unsigned int)  // Write: Write DMA TLP Size Register, 单位DW
#define USR_DMA_END           _IOW(XBMD_CTL_TYPE,0x15, unsigned int)  // Write: USER DMA END
#define USR_ID_UP             _IOW(XBMD_CTL_TYPE,0x16, unsigned int)  // Write: USER ID UPDATA
#define DMASTATUS             _IOR(XBMD_CTL_TYPE,0x17, unsigned int)  // READ:  DMA STATUS 


#define RDDMAWRTLPCLKN        _IOR(XBMD_CTL_TYPE,0x18, unsigned int)  // READ: DMA WRITE TLP CLK NUMBER
#define RDDMARDTLPCLKN        _IOR(XBMD_CTL_TYPE,0x19, unsigned int)  // READ: DMA READ TLP CLK NUMBER
#define FPGAVERSION           _IOR(XBMD_CTL_TYPE,0x1a, unsigned int)  // READ: FPGA VERSION

#define ID_NUM               _IOR(XBMD_CTL_TYPE,0x1b, unsigned int)  // READ: chan ID


/*
enum {

  INITCARD,
  INITRST,
  DISPREGS,
  RDDCSR,
  RDDDMACR,
  RDWDMATLPA,
  RDWDMATLPS,
  RDWDMATLPC,
  RDWDMATLPP,
  RDRDMATLPP,
  RDRDMATLPA,
  RDRDMATLPS,
  RDRDMATLPC,
  RDWDMAPERF,
  RDRDMAPERF,
  RDRDMASTAT,
  RDNRDCOMP,
  RDRCOMPDSIZE,
  RDDLWSTAT,
  RDDLTRSSTAT,
  RDDMISCCONT,
  RDDMISCONT,
  RDDLNKC,
  DFCCTL,
  DFCPINFO,
  DFCNPINFO,
  DFCINFO,

  RDCFGREG,
  WRCFGREG,
  RDBMDREG,
  WRBMDREG,

  WRDDMACR,
  WRDDMAST,
  WRWDMATLPS,
  WRWDMATLPC,
  WRWDMATLPP,
  WRRDMATLPS,
  WRRDMATLPC,
  WRRDMATLPP,
  WRDMISCCONT,
  WRDDLNKC,
  
  NUMCOMMANDS,

  USR_DMA_END,
  USR_ID_UP,
  
  DMASTATUS,
  FPGAVERSION,
  RDDMAWRTLPCLKN,
  RDDMARDTLPCLKN
 
};
*/

